bokomslag Digital Design with Verilog HDL
Data & IT

Digital Design with Verilog HDL

Elizer Sternheim

Pocket

759:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 10-16 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

  • 217 sidor
  • 1991
Verilog HDL is the standard hardware description language for the design of digital systems and VLSI devices. This volume shows designers how to describe pieces of hardware functionally in Verilog using a top-down design approach, which is illustrated with a number of large design examples. The work is organized to present material in a progressive manner, beginning with an introduction to Verilog HDL and ending with a complete example of the modelling and testing of a large subsystem.
  • Författare: Elizer Sternheim
  • Format: Pocket/Paperback
  • ISBN: 9780962748806
  • Språk: Engelska
  • Antal sidor: 217
  • Utgivningsdatum: 1991-12-01
  • Förlag: Kluwer Academic Publishers