bokomslag Electromigration Modeling at Circuit Layout Level
Vetenskap & teknik

Electromigration Modeling at Circuit Layout Level

Cher Ming Tan Feifei He

Pocket

749:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 10-16 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

  • 103 sidor
  • 2013
Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.
  • Författare: Cher Ming Tan, Feifei He
  • Illustratör: 73 schwarz-weiße und 2 farbige Abbildungen
  • Format: Pocket/Paperback
  • ISBN: 9789814451208
  • Språk: Engelska
  • Antal sidor: 103
  • Utgivningsdatum: 2013-05-04
  • Förlag: Springer Verlag, Singapore