Multi-Net Optimization of VLSI Interconnect 1

Data & IT

Multi-Net Optimization of VLSI Interconnect

Konstantin Moiseev • Avinoam Kolodny • Shmuel Wimer

Pocket

1349:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 7-12 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

Andra format:

Inbunden 1499:-

233 sidor
2016

This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are addressed, such as minimization of interconnect power under delay constraints, or design for minimal delay in wire bundles within a given routing area. A handy reference or a guide for design methodologies and layout automation techniques, this book provides a foundation for physical design challenges of interconnect in advanced integrated circuits.

Författare: Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer
Format: Pocket/Paperback
ISBN: 9781493942626
Språk: Engelska
Antal sidor: 233
Utgivningsdatum: 2016-08-23
Förlag: Springer-Verlag New York Inc.