bokomslag Planar Double-Gate Transistor
Vetenskap & teknik

Planar Double-Gate Transistor

Amara Amara Olivier Rozeau

Pocket

2229:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 10-16 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

Andra format:

  • 211 sidor
  • 2010
Until the 1990s, the reduction of the minimum feature sizes used to fabricate in- grated circuits, called scaling, has highlighted serious advantages as integration density, speed, power consumption, functionality and cost. Direct consequence was the decrease of cost-per-function, so the electronic productivity has largely progressed in this period. Another usually cited trend is the evolution of the in- gration density as expressed by the well-know Moores Law in 1975: the number of devices per chip doubles every 2 years. This evolution has allowed improving signi?cantly the circuit complexity, offering a great computing power in the case of microprocessor, for example. However, since few years, signi?cant issues appeared such as the increase of the circuit heating, device complexity, variability and dif?culties to improve the integration density. These new trends generate an important growth in development and production costs. Though is it, since 40 years, the evolution of the microelectronics always f- lowed the Moores law and each dif?culty has found a solution.
  • Författare: Amara Amara, Olivier Rozeau
  • Format: Pocket/Paperback
  • ISBN: 9789048181087
  • Språk: Engelska
  • Antal sidor: 211
  • Utgivningsdatum: 2010-10-19
  • Förlag: Springer