bokomslag System Level Design from HW/SW to Memory for Embedded Systems
Data & IT

System Level Design from HW/SW to Memory for Embedded Systems

Marcelo Gtz Gunar Schirner Marco Aurlio Wehrmeister Mohammad Abdullah Al Faruque Achim Rettberg

Inbunden

769:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 10-16 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

Andra format:

  • 231 sidor
  • 2018
This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguau, Brazil, in November 2015. The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.
  • Författare: Marcelo Gtz, Gunar Schirner, Marco Aurlio Wehrmeister, Mohammad Abdullah Al Faruque, Achim Rettberg
  • Illustratör: Bibliographie 92 schwarz-weiße Abbildungen
  • Format: Inbunden
  • ISBN: 9783319900223
  • Språk: Engelska
  • Antal sidor: 231
  • Utgivningsdatum: 2018-04-17
  • Förlag: Springer International Publishing AG