Constraining Designs for Synthesis and Timing Analysis 1

Data & IT

Constraining Designs for Synthesis and Timing Analysis

Sridhar Gangadharan • Sanjay Churiwala

Pocket

1689:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 7-12 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

Andra format:

Inbunden 1999:-

226 sidor
2015

This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

Författare: Sridhar Gangadharan, Sanjay Churiwala
Format: Pocket/Paperback
ISBN: 9781489989161
Språk: Engelska
Antal sidor: 226
Utgivningsdatum: 2015-06-23
Förlag: Springer-Verlag New York Inc.