bokomslag Principles of VLSI RTL Design
Data & IT

Principles of VLSI RTL Design

Sanjay Churiwala Sapan Garg

Pocket

1349:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 7-12 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

Andra format:

  • 182 sidor
  • 2014
Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc., all which are a function of the way the RTL was originally written. Readers will benefit from a highly practical approach to the fundamentals of these topics, and will be given clear guidance regarding necessary safeguards to observe during RTL design.
  • Författare: Sanjay Churiwala, Sapan Garg
  • Format: Pocket/Paperback
  • ISBN: 9781489995452
  • Språk: Engelska
  • Antal sidor: 182
  • Utgivningsdatum: 2014-10-01
  • Förlag: Springer-Verlag New York Inc.